
AD-A080 482 RCA GOVERNMENT COMMUNICATIONS SYSTEMS CAMDEN NJ SOLID STATE POWER CONTROLLERS (ISEM-2A). (U) NOV 79 P J COYLE: C L WHITMAN F/8 9/5 N62269-77-C-0413 NL UNCLASSIFIED ' NADC-79094-60 1 194 | END DATE FILMED 3 - 80

REPORT NO. NADC-79094-60



FINAL REPORT

SOLID STATE POWER CONTROLLERS (ISEM-2A)



P. J. Coyle C. L. Whitman

Government Communications Systems
Government Systems Division
RCA CORPORATION
Camden, New Jersey 08012

30 November 1979

Contract No. N62269-77-C-0413

Approved for Public Release
Distribution Unlimited

Prepared for NAVAL AIR SYSTEMS COMMAND Department of the Navy Washington, D. C. 20380

proved By: C. J. 2005

C. T. Shelton, Manager Communications Equipment 4104

UNCLASSIFIED

DISCLAIMER NOTICE

THIS DOCUMENT IS BEST QUALITY PRACTICABLE. THE COPY FURNISHED TO DDC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

SECURITY GLASSE CATCHONE THE MARK HARMS AND PROPERTY	READ INSTRUCTIONS
REPORT DOCUMENTATION PAGE	BEFORE C MILLETINA FORM
REPORT NUMBER 2. GOVT ACCE SION N	D. J. RECIPIENT'S CATALOG NUMBER
NADCH79J94-60	11.7
4. TITLE (and Subtitle)	TWPE OF REPORT & PERIOD COVERE
SOLID STATE POWER CONTROLLERS (ISEM-2A).	
The second secon	6. PERFORMING ORG. REPORT NUMBER
7. AUTHOR(s)	8. CONTRACT OR GRANT NUMBER(s)
P. J. Coyle C. L. Whitman	N62269-77-C-0413
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TAS
Government Communications Systems Government Systems Division RCA Corp., Camden, NJ 08012	A3400000/001C/6WSL04- 0000RA601
11. CONTROLLING OFFICE NAME AND ADDRESS	REPORT DATE
Naval Air Development Center	. 30 November 1979
ACSTD (6014)	13. NUMBER OF PAGES
Warminster, Pennsylvania 18974 14. MONITORING ASENCY NAME & ADDRESS(if different from Controlling Office)	15. SECURITY CLASS. (of this Teport)
	Unclassified
	IE. OFC. ACCUSED TO A COMMISSION
Approved for Public Release; Distributio	n Unlimited
Approved for Public Release; Distributio	n Unlimited
Approved for Public Release; Distributio	n Unlimited
Approved for Public Release; Distributio 7. DISTRIBUTION STATEMENT (at the abstract entered in Block 20, it different in	n Unlimited
Approved for Public Release; Distribution of the abstract entered in Block 20, if different in the supplementary notes. Supplementary notes.	n Unlimited rom Report) Thermal
Approved for Public Release; Distribution 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different in the supplementary notes 9. KEY WORDS Continue on reverse side if necessary and identify by block number Solid State Power Controllers (ISEM-2A) Advanced Aircraft Electrical System	n Unlimited
Approved for Public Release; Distributio 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different for the supplementary notes 18. Supplementary notes 9. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers (ISEM-2A) Advanced Aircraft Electrical System Modular Avionics Packaging	n Unlimited rom Report) Thermal Heat Sink FET LSI
Approved for Public Release; Distribution 17. DISTRIBUTION STATEMENT (at the abstract entered in Block 20, if different in the supplementary notes 18. Supplementary notes 9. KEY WORDS Continue on reverse side if necessary and identify by block number Solid State Power Controllers (ISEM-2A) Advanced Aircraft Electrical System	n Unlimited rom Report) Thermal Heat Sink FET
Approved for Public Release; Distribution 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different in the supplementary notes 9. KEY WORDS / Continue on reverse side if necessary and identify by block numbers olid State Power Controllers (ISEM-2A) Advanced Aircraft Electrical System Modular Avionics Packaging Packaging	n Unlimited rom Report) Thermal Heat Sink FET LSI Hybrid
Approved for Public Release; Distribution 17. DISTRIBUTION STATEMENT (at the abstract entered in Block 20, it different to the supplementary notes 18. Supplementary notes 9. KEY WORDS (Continue on reverse side if necessary and identify by block number Solid State Power Controllers (ISEM-2A) Advanced Aircraft Electrical System Modular Avionics Packaging Packaging 10. ABSTRACT (Continue on reverse side if necessary and identify by block number)	n Unlimited rom Report) Thermal Heat Sink FET LSI Hybrid
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different in Block 20, if di	n Unlimited rom Report) Thermal Heat Sink FET LSI Hybrid

DD | FORM | 1473 | EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered

REPORT DOCUMENTATION PAGE (CONTINUED)

20. ABSTRACT

This report covers an engineering study to determine the optimum DC power controller configuration for ISEM-2A modules. The study indicates that two 10 amp. or four 5 amp. controllers can be mounted on one ISEM-2A frame, and that each 10 amp. unit will have a predicted reliability of nearly one million hours before failure. Mounting of DC controllers using existing technology is discussed, and thermal performance of various frame material is tabulated and evaluations made. Finally, methods of circuit simplification using recently developed components, LSI and advanced packaging techniques which reduce cost, increase reliability and improve manufacturability are described.

 $oldsymbol{ar{k}}$

- A -

Accession For
NTIS GRA&I
DDC TAB
Unannounced
Justification
Distribution/ Availability Codes Avail and/or
Dist special
PS

TABLE OF CONTENTS

SECTION	TITLE	PAGE
1.0	INTRODUCTION	1
2.0	PACKAGING EXISTING TECHNOLOGY	2
	2.1 Configuration	2
	2.2 Thermal Design	7
3.0	ADVANCED PACKAGING CONCEPTS	18
	3.1 Electrical Design Considerations	18
	3.2 Advanced Configuration	24
	3.3 Thermal Performance	28
	3.4 Rating Populations	34
	3.5 Reliability	. 34
4.0	CONCLUSIONS	39
APPENDIX		
A	Data Sheets for High Power MOSFET Type IRF-150.	
B _.	Reliability Prediction on Power	

€.

LIST OF ILLUSTRATIONS

Figure No.	<u>Title</u>	Page
2-1	Mounting Existing Technology on "T" Frame.	3
2-2	Detail of Opto-Coupler Mounting on "T" Frame.	4
2-3	Mounting Existing Technology on Off-Set Frame.	6
2-4	Heat Transmission Model	15
3-1	Schematic Diagram of Power Hybrid (HAØ1).	19
3-2	Schematic Diagram of Amplifier Hybrid (HBØ2).	20
3-3	Schematic Diagram of Logic/Input Hybrid (HBØ1).	22
3-4	Functional Schematic Diagram of 10 AMP. Power Switch Using High Power MOSFET Devices.	23
3-5	Mounting of Two Advanced 10 AMP. Technology on Off-Set Frame.	26
3-6	Thermal Path Model for Side-by-Side Transistors.	29
3-7	Configuration of Carriers for Power Transistors.	32
3-8	Mounting of Four 5, 2 or 1/2 AMP. Units on "T" Frame. Single Unit Shown.	35

LIST OF TABLES

Table No.	<u>Title</u>	Page
2-1	Perpendicular Thermal Resistance of Frame Structures.	9
2-2	Longitudinal Thermal Resistance of Frame Structures.	10
2-3	Weight and Relative Cost of Aluminum, Copper, and Steel Frames.	16
3-1	Perpendicular Thermal Resistance (Advanced Technology).	30
3-2	Longitudinal Thermal Resistance (Advanced Technology).	31
3-3	Thermal Performance of Designs with Heat Sources on Opposite Sides of	36

SUMMARY

This report covers an engineering study to determine the optimum configuration of previously developed electrical designs of 28 volt DC power controllers into the physical and thermal constraints of modular avionics packaging (MAP) concepts. The study indicates that two 10 amp. or four 5 amp. controllers can be mounted on one ISEM-2A frame by using advanced packaging concepts and recently developed components. Furthermore, the reliability prediction for 10 amp. units indicates one million hours before failure by using these techniques. One 10 amp. DC controller using existing hybrids mounted on an ISEM-2A frame is described. Thermal performance of various frame materials is tabulated and evaluations made. Also described are methods of circuit simplification using recently developed components and advanced packaging techniques.

1.0 INTRODUCTION

This study was conducted as a preliminary investigation to determine the feasibility of packaging solid state DC controllers on ISEM-2A boards. The intial approach was to package the existing controller design, which consists of three hybrid boards, making only minor orientation changes. This design allowed only one controller per ISEM-2A frame.

Advanced concepts for packaging were developed to increase board populations and to improve manufacturability. Different frame and circuit board materials were evaluated for both packaging schemes from the standpoint of thermal dissipation, structural integrity, manufacturability, weight and cost.

The basic module material combinations investigated were:

- 1. Alumina on Aluminum
- 2. BeO on
- 3. Alumina on Copper
- 4. BeO on "
- 5. Alumina on Copper Clad Aluminum
- 6. Porcelain on Copper Clad Steel

Alumina on Aluminum (consisting of Alumina substrates, soldered to aluminum frames) was the combination selected for the optimum module design, because of its good heat dissipation, low weight and economy of fabrication.

2.0 PACKAGING EXISTING TECHNOLOGY

2.1 Configuration

The existing solid state DC controller is comprised of three hybrid circuit boards arranged in a "stack" with a hermetic seal over the entire module, as shown in Figure 2-0. To enable packaging of the controller onto an ISEM-2A frame, the circuits were arbitrarily re-configured on an equal circuit area basis to accommodate interconnection in a single plan. (as opposed to the vertical stack geometry). The three circuits (Power Switch, Logic/Input/Regulator & Sense Amp/ Detector) were positioned and oriented to achieve good thermal performance by locating the power switch (the predominant source of heat) in close proximity to the heat dissipating rib and orienting the power switch so that the four power transistors have their own individual parallel thermal paths by which they conduct their heat to the thermal sink. Conduction was considered the only allowable mode by which heat could be removed from the components.

The input circuit is isolated from the logic circuit by means of three opto-couplers, which are quite bulky in size. Due to the excessive height of the DIP, which houses the opto-coupler, a hole must be punched in the frame and the opto-coupler must be mounted inverted in this hole, on a .030 in. slab of Alumina (see Fig. 2-1 and 2-2). This problem constrained the placement of controllers on each side of a "T" frame. Although there appears to be sufficient room to accommodate two sets of opto-couplers, the cut-outs required




FIGURE 2-1. MOUNTING EXISTING TECHNOLOGY ON "T" FRAME.




FIGURE 2-2. DETAIL OF OPTO - COUPLER MOUNTING ON "T" FRAME.

would compromise the structural integrity of the module. Even mounting one set of opto-couplers required 2 separate hole locations for this same reason. This limited the population to one controller per ISEM-2A.

Because the control circuitry (Logic/Input/Regulator/Sense Amp/Detector/Opto-Couplers) is the same regardless of the rating of the power switch, only one controller per module is possible. Therefore, there is no advantage to employing a "T" frame because only one side of the frame can be utilized. For this reason, the same circuit was re-configured on a one-sided offset frame. (Ref. NESC Dwg. No. 0102-710). This removed the necessity to punch a hole in the frame to accommodate opto-coupler mounting and allowed the three opto-couplers to be mounted in-line. (See Fig. 2-3). Due to the constraint of packaging only one controller per module, and the fact that the power supply occupies a very small area, integral power supplies for each controller were adopted over a common power supply approach for reliability reasons.

All three hybrid circuit boards contain active components and, therefore, are hermetically sealed with drawn aluminum covers which are soldered to the finished assemblies.

The individual hybrid circuits are then soldered to the metal frame with a low melting point ($\sim 140^{\circ}$ C) Indium solder. At the same time, the external electrical connections are made by fluxless reflow soldering the required pins directly to the appropriate pads on the bottom edge of the hybrid substrate.




FIGURE 2-3. MOUNTING TECHNOLOGY ON OFF-SET FRAME.

Multiple pins are used for circuits through which there are high current flows (POWER IN & OUT, POWER GROUND) for increased reliability.

2.2 Thermal Design

Eight frame designs were evaluated for their relative thermal dissipation characteristics. Each frame/circuit substrate configuration was evaluated for its ability to transfer heat from the four power transistors used in the 10 amp controller. It is assumed that conduction is the only mode available to transfer heat from the circuit. The thermal performance, therefore, is merely the comparison of the thermal resistance through a path which begins at the device/substrate interface and terminates at the module frame/heat sink interface. heat dissipated by the transistors, first flows perpendicularly through the electrically insulating substrate, through the bonding material into the thermally conducting frame, then along the frame to the rib which is in contact with the heat sink in the rack structure. The perpendicular thermal resistance is calculated as three resistances in series as follows:

$$e_p = \frac{R_1t_1 + R_2t_2 + R_3t_3}{A}$$

where:

 e_n = perpendicular thermal resistance (${}^{\circ}C/W$)

 $R = thermal resistivity (^{O}C-in/W)$

t = thickness of material (in.)

A = effective cross sectional area of thermal path (in²) subscripts 1,2,3,...denote materials in flow sequence.

The longitudinal thermal resistance, along the module frame, is calculated by summing the three parallel resistance paths of the substrate, bonding material, if any, and frame, as follows:

where: θ_{I} = longitudinal thermal resistance (${}^{O}C/W$)

 $R = thermal resistivity (^{O}C-in/W)$

L = length of thermal path

 $a = cross sectional area of thermal path <math>(in^2)$

a = t X W

t = thickness of material (in)

W = width of thermal path (in)

The thermal performance predicted by this analysis is conservative in that heat spreading along the thermal path was neglected.

Tables 2-1 and 2-2 show the material configurations of the eight module designs and the values used in the calculations, as well as the results. The total resistance of the thermal path is the sum of the perpendicular and longitudinal resistances. The value of the total thermal resistance is the temperature gradient (Δ T) that will exist between the thermal source and the thermal sink per watt to be dissipated. The thermal sink temperature is assumed to equal the outlet air temperature of 70° C which would be the highest temperature of any thermal

		Ţ	TABLE 2-1.	PERPENDICU	PERPENDICULAR THERMAL RESISTANCE	RESISTANCE		
DESIGN	V	В	ر ت	Q	ш	ir.	ŋ	Ħ
MAT'L 1	ALUMINIA	Be^0	ALUMINIA	PORCELAIN	ALUMINIA	PORCELAIN	PORCELAIN	ALUMINIA
R	2.13	.17	2.13	34.5	2,13	34.5	2.13	34.5
٠	.025	.025	.025	900.	.025	900.	.025	900.
91	.33	.03	.33	1.29	.33	1.29	.33	1.29
MAT'L 2	SOLDER	SOLDER	SOLDER	COPPER	SOLDER	COPPER	SOLDER	COPPER
R ₂	.76	.76	.76	.11	.76	.11	.76	.11
t,	.004	.004	.004	.005	.004	.010	.004	.020
92	.02	.02	.02	.003	.02	900.	.02	.012
MAT'L 3	ALUMINUM	ALUMINUM	ALUMINUM	STEEL	COPPER	STEEL	COPPER	STEEL
R	.23	.23	.23	. 85	.11	. 85	.11	.85
, †,	050.	.050	.030	.050	.02	.040	.050	.050
93	.07	.07	.04	.27	.012	.21	.03	.27
MAT'L 4					STEEL			
R					.85			
t 4				, .	.030			
94					.16			
# d ₀	.42	.12	. 39	1.56	0.52	1.51	.38	1.57

TABLE 2.2 LONGITUDIAL THERMAL RESISTANCE

H	Alumina	2.13	.025	Solder	.004	Copper	0.11	2		1.06	38	22°C	.021 122°C
ប	Porcelain	3 4. 5	900.	징	.11020**	Steel	.85 .050			2.07	1.57	55°C	155°C
				•	.010*	Stee]	0.85 0.040 0.040			3.61	1.51 5.12	77°C 0.015	177°C
ម	Alumina	2.13	.025	Solder	.76 .004	ව	.1102**	Steel	.85 .030 .030	2.14	2.66	40°C 0.020	140°C
Ω	Porcelain	3 4. 5	900*	Copper	.11.005	Stee!	0.85 0.050 0.050			4.78	1.56	95°C 0.016	195°C
ပ	Alumina	2.13 .025	.025	Solder	0.76 0.004 0.004	Aluminum	0.23 0.03 0.03			3.40	3.79	57°C 0.0076	157°C
. Д	Beo	.17	.025	Solder	0.76 0.004 0.004	Aluminum	0.23 0.050 0.050			1.35	1.47	22°C 0.010	122
«	Alumina	2.13	. W ₁) . 025	Solder	0.76 0.004 0.004	Aluminum	0.23 0.050 0.050			2.13	.42 2.55	38°C 0.011	138
DESIGN	Mat'1. 1	R, (°C in/W) 2 t, (in)	A of 1) (in the	Mat'1. 2	\mathbf{R}_2 \mathbf{t}_2 $\mathbf{A}_2(1 \text{ in X W}_2)$	Mat'1, 3	R ₃ t ₃ A ₃ (1 in X W ₃)	Mat'1. 4	รู้ น้ำสู้	(∾∕ _{>} °) ^T ⊖	a , 52 0 0	AT (Ol) Wt. (lb/in²)	Tdevice eTsink°C

* .005 in of Cu is deposited on each side ** .010 in of Cu is deposited on each side

sink in the rack. 1 The predicted device temperature is calculated as follows:

$$T_D = \Delta T + T_{sink} + e_c q$$

$$\Delta T = e_{TOT} q$$

where: $T_D = \text{device temperature } (^{\circ}C)$

 $e_{TOT} = e_p + e_L$ total thermal path resistance $({}^{O}C/W)$

 e_{c} = Rib/sink interface contact resistance $\binom{O}{C/W}$ = 2 $\binom{O}{W}$

q = power dissipation (Watts) = 15W

 T_{sink} = temperature of thermal sink ($^{\circ}$ C) = 70° C

Module designs A,B,C consist of Alumina or BeO substrates soldered to aluminum frames. Module designs D,E,F,G consist of porcelain on copper clad steel frames. (Module design H consists of alumina substrate soldered to a solid copper frame).

The last item of importance listed in the table, is the module weight per square inch of frame area. This figure includes the substrate, bonding material, if any, and frame weight.

The component weights are not included, since they are common to all designs.

A frame thickness of .050 in. is desirable to minimize the

¹ Ref. - JTIDS Partitioning Study, (final report) Data Item
A002 Prepared for NADC by Singer-Kearfott Div.

required machining operations as this is the guide rib thickness. Aluminum frames, whether standard "T" or off-set configuration, can be made from an extrusion. The cost of extruded material is the amortized cost of the extrusion die, plus the cost of the aluminum, on a weight basis, which is constant, regardless of the intricacy of the extruded part. The off-set frame design would require a stamping operation to form the guide ribs into the proper location. Both designs would require machining the extractor holes and related clearances, in the top rib for the extractor tool.

Porcelain on steel boards, which are considered to be low cost substrate/frame assemblies, cannot be extruded into intricate shapes and, therefore, rely on more expensive machining operations. The top rib can be formed in a bending operation for the offset frame design. However, for the standard "T" frame design, a separate piece must be fabricated and attached to the steel frame. These additional fabrication costs may be offset by the savings realized by omitting the substrate to frame assembly step which is required with aluminum frame. Due to the poor thermal performance of standard porcelain on steel, porcelain on copper clad steel was pursued as an improved structure. This, however, will increase the cost of the frame.

There are two schemes by which the DC controller could be attached to the porcelain on copper clad steel frame:

1) The existing hybrid circuitry could be fabricated using the


porcelain as a substrate. (Design D & F). All necessary interconnection of the various circuits could then be accomplished by thick film conductors. This method of interconnection has the potential of reducing production costs. However, this is an immature technology.

2) The circuits could be fabricated on alumina and/or beryllia oxide substrates. The porcelain would be removed from the appropriate areas on the frame and the copper metallized bottoms of the substrates would be soldered to the copper clad steel directly. Frame Design (E) uses this construction and attained the best thermal performance of any of the steel frames investigated. The interconnection could then be by thick film conductors which had been previously fired onto the porcelain surface. The hybrid circuits would then be bridged to the interco nection network by reflow soldering the tabs at the same time the substrate is soldered to the frame.

Only one of the porcelain designs (G) is marginally acceptable from a thermal standpoint and this design requires cladding the steel with 10 mils of copper on each side of a 50 mil steel core. This frame weighs more than twice as much as an alumina/aluminum frame of equivalent thermal performance (C). For these reasons, porcelain on steel has been eliminated from consideration. The modified porcelain on steel design (E)

performed well thermally but cost and weight are prohibitive. Although the copper frame (H) is the best thermal performer, it is as heavy as the previously mentioned frame design (G). The copper frame could be thinner and, therefore, lighter and still have adequate thermal performance but would be structurally inadequate. The copper frame would also cost almost 4.5 times that of the aluminum. Frame (B) is of equivalent thermal performance of frame design (G). This is accomplished by substituting beryllia oxide (BeO) for the alumina substrate. Beryllia oxide is expensive and special precautions must be observed when machining it, and is, therefore, undesirable. Frame design (A), which uses an alumina substrate, adequately satisfies the thermal requirements and is almost half the weight of the copper frame design (H) or steel frame design (E) or (G).

For any given configuration, for a conductive heat exchanger, aluminum can conduct a unit of heat with the least amount of mass. Consider the three candidate materials: aluminum, copper and steel. Now, consider a segment of the frame which is one inch wide and one inch long of thickness. Heat is to be conducted along the length of the frame segment from source to sink. (See Fig. 2-4). For a gradient of 10°C and a thickness of 0.1 in a segment made of aluminum can transfer 4.35 watts of heat, as shown in Table 2-3. Under the same conditions, a segment of copper would only have to be 0.048 in. thk. and a segment of steel would have to be .370 in. thick to transfer






FIGURE 2-4. HEAT TRANSMISSION MODEL.

WEIGHT AND RELATIVE COST OF ALUMINUM, COPPER AND STEEL FRAMES TABLE 2-3.

ELATIVE COST	1.0	2.15	3.23
EFFECTIVE RELATIVE COST	. 0065	.0140	.0210
COST \$/1bm	0.66	06.0	0.20
RELATIVE COST WT. \$/1bm	1.0	1.58	10.71
WT. (1bm)	8600.	.0155	105
(1bm/in ³)	860.	.323	. 283
VOLUME (in)	0.10	0.048	0.370 .283
t(in.)	0.10	0.048	0.370
K(W/IN °C) t(in.)	4.35	9,10	1.18
	ALUMINUM	COPPER	STEEL

f = thickness of material required to conduct 4.35 watts

Effective Cost = (wt. of frame segment) x (Cost/lbm)

This gives a ranking of material cost per unit of heat it can transfer.

the same quantity of heat. The weight of the segments are the products of the material volumes (W x L xt) and densities (p) which are .0098 lb for aluminum, .0155 lb. for copper and 0.105 lb. for steel. Therefore, a steel heat exchanger would have to weigh more than ten times that of a aluminum heat exchanger of equal thermal capacity. A copper heat exchanger would weigh 58% more than an aluminum one, however, the frame would be less than half the thickness which would be an important advantage if additional circuit height was needed. Therefore, in avionics modules requiring high rates of heat dissipation, aluminum is the most desirable material. Table 2-3 also relates the relative costs of the three frame materials. The effective cost is the product of the material weight of the frame segment and the cost per pound. This provides a relative ranking of the cost of the material per unit of heat it can transfer. Aluminum, as well as being the most weight effective, is also the most cost effective. A copper heat exchanger of equal conductive capacity would cost more than twice as much and an equivalent steel heat exchanger would cost more than three times as much.

3.0 ADVANCED PACKAGING CONCEPTS

3.1 Electrical Design Considerations


Recent developments in the power FET art, have brought forth a new line of devices, with many favorable characteristics, especially suited for power switches. Among these desirable features are:

- o low driving power.
- o low saturation resistance.
- o high input impedence.
- o better adaptation to paralleling.


A device with particularly favorable characteristics for power switching is shown in Appendix A.

Since the power MOSFET is responsive to voltage at very low gate current, low quiescent power drain can be achieved without the need for regenerative drive to provide overload output capability. Hence, the driving circuitry of the existing controller design, shown in Figure 3-1, can be considerably simplified. Referring to Figure 3-1, driver transistors Q8, Q10, Q12 and Q14 will not be needed with MOSFET devices, and regenerative amplifier transistors Q3 and Q5 will also be eliminated. The amplifier hybrid, shown in Figure 3-2, will also be affected by the elimination of IC U5/C and U6/D.

The high input impedance of the MOSFET can be used to good advantage in the simplification of circuitry required for



SCHEMATIC DIAGRAM OF POWER HYBRID (HA01). FIGURE 3-1.



SCHEMATIC DIAGRAM OF AMPLIFIER HYBRID (HB02)

output voltage shaping. Simple RC networks can then be used at the gates of the MOSFET devices to provide the desired output rise and fall timing. This circuit simplification will result in the elimination of one operational amplifier, U5/A, and associated resistors in the amplifier hybrid, shown in Figure 3-2, and transistors Q17 and Q18, with associated resistors in the logic hybrid, shown in Figure 3-3.

A schematic diagram of the proposed output switching circuit using two type IRF-150 MOSFET's, is shown in Figure 3-4.

Because of the low saturation resistance and high power handling capability of these devices, only two units are used in parallel. The 15 volt, low current power supply is needed to furnish a high positive rate to drain voltage for MOSFET's Q103 and Q104 at 1000% output overload. Transistor Q101 can be driven directly from the logic circuitry U2/D, shown in Figure 3-3. Output voltage shaping is provided by the RC network composed of R108, R109 and C101.


The net result of the preceeding design simplifications is the elimination of the following parts:


Transistors - 10

Diodes - 2

Resistors - 27

These advanced design concepts will form a basis for the packaging techniques which follow.





FUNCTIONAL SCHEMATIC DIAGRAM OF 10 AMP. POWER SWITCH USING HIGH POWER MOSFET DEVICES (Q103 & Q104) FIGURE 3,4

3.2 Advanced Configuration


The one advantage of packaging the existing technology is that it could be implemented in the near term. The disadvantages are numerous. A good deal of room on the module is wasted. Because the circuits are segregated onto three separate substrates, a fair fraction of the module area is dedicated to interconnection pads. The three DIP opto-couplers also consume excessive space on the module. In the three 'substrate design, the large area of exposed aluminum creates a potential for short circuits to occur. Therefore, all interconnections between the three substrates must be made with insulated wires which then have to be potted to prevent accidental breakage of the wires. The task of reflow soldering the controller to the aluminum frame is also more difficult, since three separate substrates must be attached at once. Due to the numerous active components which are distributed throughout the three circuit boards, each substrate must be hermetically sealed with a drawn aluminum cap. These separate active devices also impose manufacturing problems, in that they are difficult to repair.

In order to improve circuit packing density and manufacturability, advanced packaging concepts were pursued. The control circuitry comprises a large fraction of the controller and is common to all power ratings. Therefore, compacting the control segment is important to achieve higher population density.

The circuits can be redesigned, as described in Section 3.1

above, to eliminate some of the components. Also, individual active components, which are distributed throughout the circuit can be combined into an LSI configuration which will greatly reduce circuit area. The logic and the sense amp/detector circuits, can be put on two 175 mil square chips which would then be mounted in a 24 pin leadless chip carrier. (Fig. 3-5). The four power transistors can be replaced with two power FET's of approximately 250 mils square, which would be mounted in two, 32 pin leadless chip carriers. Although the power switch does not occupy excessive room on the existing controller, the chip carrier packaging approach increases manufacturability and repairability.

The opto-coupler portion of the controller had limited the placement of controllers on each side of an ISEM-2A, due to excessive height of the DIP packaging. It is proposed to construct custom opto-couplers inside of an oblong three compartment leadless chip carrier. This would allow two-sided modules, by virtue of the reduced component height. The remaining portion of the controller would be fabricated in hybrid fashion, directly on the same substrate that the leadless chip carriers would be attached to. The voltage regulator and the FET driver stage would be contained under one hermetically sealed cap and the input circuit under another. This packaging method would increase manufacturing yield by allowing the active components to be tested in advance, in their respective chip carriers, before attaching them to the substrate and would also allow easy repair.



MOUNTING OF TWO 10-AMP ADVANCED TECHNOLOGY UNITS ON OFF-SET FRAME. SINGLE UNIT SHOWN. FIGURE 3-5.

Each controller would have its own substrate. This approach increases yield in manufacturing when compared to multiple controllers occupying a single substrate. All connections to the pin connector are performed at the same time as the substrate is reflow soldered to the frame.

To ensure a voidless solder joint over such a large area (half the frame area) the solder bonding should be carried out as follows:

- 1. Both copper metallized substrate bottom and appropriate frame area should be solder tinned with approximately 3 mils of solder, each surface. All flux shall then be removed from both surfaces.
- Assembly should be fixtured to prevent substrate from moving laterally with respect to the frame.
- Place entire assembly on top of a heat source inside of a Bell jar.
- Evacuate Bell jar to ∠ 1 torr. absolute pressure.
- 5. Heat assembly to a temperature which exceeds its melting point by approximately 25%.
- 6. Maintain heat and break vacuum while solder is in liquid state. Any void in solder joint will collapse yielding a perfect thermal interface.


The overheating is to allow for cool down of the solder by the influx of cool air when the vacuum is released. It is desirable to maintain the solder in a liquid state until atmospheric pressure is attained in the chamber to prevent the

formation of vacuum voids in the solder.

3.3 Thermal Performance

The thermal performance of the advanced packaging design is not as good as the basic design discussed earlier. This is due to two factors. First, the power FET's have a higher power density (i e. W/in2) which reduces the width of the thermal path. Second, and not as influential, there is an additional thermal impedance in the thermal circuit, that of the chip carrier base. The analysis is even more conservative for these designs (S to Z) than in designs (A to H) because the aspect ratio of the longitudinal path width to length was 1:1 for the former and 2:1 for the latter. The actual heat flow diverges as it proceeds toward the thermal sink. Figure 3-6 depicts a prediction of what the actual heat flow would look like. In addition, use of beryllia oxide chip carriers would also tend to increase the initial spreading of the heat which would, in turn, increase the longitudinal thermal path width. A 3 dimensional multi-mode thermal analysis is required to model this system accurately, but is beyond the scope of this study.

This analysis, however, presents an accurate relative ranking of the various frame/substrate designs. The materials configuration compared in Tables 3-1 and 3-2, are shown in Figure 3-7. Design (W) consisting of a BeO chip carrier and substrate, soldered to a copper frame achieved the best thermal performance with a predicted maximum device temperature of 129°C. The next best performer was design (V) which substitutes an



THERMAL PATH MODEL FOR SIDE-BY-SIDE TRANSISTORS. FIGURE 3-6.

TABLE 3-1. PERPENDICULAR THERMAL RESISTANCE (ADVANCED TECHNOLOGY)


DESIGN	T ALUMINIA	U Be ⁽⁾	V Be ^O	W Be ^O	X Be ^O	Y Be ⁽⁾	$\frac{2}{\mathrm{Be}^{\mathrm{O}}}$	S ALUMINIA
R. (OCin/W)	2.13	.17	.17	.17	.17	.17	.17	2.13
t. (in)	.015	.015	.015	.015	.021**	.015	.021**	.040*
$\theta_{\rm Pl}$ (OC/W)	.51	.04	.04	• 04	90.	• 04	90.	1,36
MAT'L 2	SOLDER	SOLDER	SOLDER	SOLDER	SOLDER	PORCELAIN	SOLDER	SOLDER
R_2	92.	.76	.76	.76	.76	34.5	92.	92.
t ₂	*500.	.005*	.005	*500.	.001	900.	.001	500.
θ_{P2}	.061	.061	.061	.061	.012	3,31	.012	.061
MAT'L 3	ALUMINIA	ALUMINIA	Be	Be	CU	n:	CU	CrQ
R ₃	2.13	2.13	0.17	0.17	.11	.11	.11	.11
t ₃	.025	.025	.025	.025	.010	.010	.020	.010
θ_{P3}	. 85	. 85	.07	.07	.02	02	.04	.02
MAT'L 4	ALUMINUM	ALUMINUM	ALUMINUM	CU	STEEL	STEEL	STEEL	ALUMINUM
$^{ m R}_4$.23	.23	.23	.11	. 85	.85	. 85	. 23
t ₄	.05	.05	.05	.05	.04	.04	.07	.04
θ_{P4}	.18	.18	.18	60.	.54	.54	. 95	.15
9 PTotal	1.60	1.13	0.35	0.26	.61	3.91	1.06	1.59
			_		(Porcelain Removed)	:)	(Porcelain Removed)	

.004 between substrate and frame + .001 under chip carrier

Special chip carrier has extender base with deposited Cu to allow soldering the carrier directly to the frame metal by removing the porcelain in the appropriate areas.

TABLE 3-2. LONGITUDINAL THERMAL RESISTANCE (ADVANCED TECHNOLOGY)

S ALUMINA 2.13 .025	SOLDER .76. .004	NADC-79094 10. 10.	Al. 99 .23 .04	3.62 1.59 5.21	78°C 0.012 178°C
r-1	SOLDER .76 .001	COPPER .11	STEEL . 85	3.78 1.06	73°C 0.027 173°C h Leneth)
>	PORCELAIN 34.5 .006	COPPER .11 .01	STEEL .85 .04	7.24 3.91	167°C 0.015 267°C (Thereat Path
×	SOLDER .76 .001	COPPER .11 .01	STEEL .85 .04	7.24 0.61 7.85	118°C 0.015 218°C 0.5 in, ~ L
×	SOLDER .76 .004	Be ^O .17 .025	COPPER .11 .05	1.65	29°C 0,020 129°C Nidth W = 0
>	SOLDER .76 .004	Be .17 .025	AL 23 . 05 025	2.70 0.35 3.05	46°C 0.010 146°C Thermal Path W
3	SOLDER .76 .004	ALUMINA 2.13 .025	AL. .23 .05	4.25 1.13 5.38	81°C 0.011 181°C
<u></u>	SOLDER .76 .004	ALUMINA 2.13 .025	AL23 .05	4.25 1.60 5.85	88°C 0.011
DESIGN MAT'L 1 $R_{1} \frac{(OC-in)}{W}$ $t_{1} (in)$ $A_{1} (in^{2})$	MAT'L 2 R ₂ t ₂ A ₂	MAT'L 3 R ₃ t ₃ A ₃	MAT'L 4 R4 t4 A4	θ _L Tot θ _P Tot θ _{Total}	GRADIENT AT 15/in2 single sided pryter TEMP.



CONFIGURATION OF CARRIERS FOR POWER TRANSISTORS FIGURE 3-7.

aluminum frame for the copper one of design (W). The peak device temperature of 146°C is 13% higher than the copper frame, however, it weighs half the amount. Design (Z), a (70 mil) steel core frame with 10 mils of copper clad to each side with direct solder bonding of the BeO chip carrier onto the copper surface, achieved a predicted peak device temperature of 173°C. Design S, which consists of BeO carrier and alumina substrate soldered to a copper clad aluminum core, ran the device 5°C hotter than Design (Z) but weighed less than half. Design (U), a similar version to (S), without the clad copper, had a device temperature of 181°C, only 3°C higher. The 1.7% gain in thermal performance is hardly worth the additional cost of the clad copper.

Alumina is the best choice for substrate material, due to economy and ease of fabrication. Substrates made of beryllia oxide are even more cost prohibitive now that the entire circuit is contained on a single substrate. Providing a separate substrate for the power stage would require expensive hand interconnection. The only acceptable porcelain on steel design (2), is much too heavy.

Aluminum is probably, again, the best frame candidate for the advanced packaging design. A more accurate analysis will probably yield an improvement from 25% to 50% in thermal performance. This will make design (U) a viable thermal performer at very low weight.

3.4 Rating Populations

The low profile of the chip carriers allows the controllers to be mounted on both sides of a center frame. Two 5a, 2a, or 1/2A controllers, perside, can be placed on each frame by staggering the positions of the power FET's on an opposing side of the frame. (See Fig. 3-8). NOTE: Only one power FET is required for 5a, 2a and 1/2a controllers. The 10a controller is constrained by thermal considerations from being mounted back-to-back on the same frame. Table 3-3 lists the results of two 10a controllers mounted back-to-back on module designs S to Z. Each controller is assumed to use only 1/2 the frame thickness to conduct the heat to the rib. Design V and W might be capable of handling the increased heat load but the cost gain achieved by doubling the population would have to be compared to the cost penalty of using BeO substrates in design (V) and both BeO substrates and a copper frame in design (W) which also weighs twice as much as the aluminum frame designs. Also, effects on reliability, due to higher operating temperatures, would have to be determined.

3.5 Reliability

To calculate the predicted reliability of a 10 amp DC controller packaged on an ISEM-2A module, use will be made of the Reliability Prediction for the DC controller found in Appendix B. The analysis presented in that report is based upon failure rates given in MIL-HDBK-217B. This document has been superseded by MIL-HDBK-217C which, among other things, has reduced the failure rate of diodes by 70% and transistors

"T" FRAME OR 1/2 AMP UNITS ON ~ 5 MOUNTING OF 3-8. FIGURE

Thermal Performance of Designs With Heat Sources on Opposite Sides of Frames TABLE 3-3.

)					
	₽	n	>	M	×	Υ	2	S
θ _P To T	1.47	1.00	.22	.17	.41	3,71	.57	1.50
^θ L To T	7.46	7.46	3.7	2.6	7.03	8.4	8.0	66.99
$\theta_{RT}(\cdot^{C}/w)$	6.8	8.5	3.9	2.8	0*8	12.1	8.57	8.49
T(°C)	134°C	128°C	2°63	42°C	120°C	182°C	.129°C	127°C
<pre>@TRIB = 70°C ATComponent (9 C)</pre>	234°C	228°C	159°C	142°C	220°C	282°C	229°C	227°C

 $\theta_{\text{CONTACT}} = 2.0 \, ^{\circ}\text{C/W}$ T

TCONTACT = 30°C

W/IERC CLIP Imp.

by 40%. These factors will be used in computations of the predicted reliability of a controller using advanced packaging concepts for a 10 amp ISEM-2A module.

The calculated reliability of the ISEM-2A controller is made by factoring failure rates, determined in Appendix B, in accordance with elimination of parts and changes in part failure rates as mentioned previously. Referring to Table C of Appendix B, the total IC failure rate can be reduced from .5212 to .3619 $f/10^6$ hrs. by combining the 6 IC's into two MSI chip carriers. The transistor failure rate can be reduced from 0.3681 to 0.1105 $f/10^6$ hrs. because of parts reduced from 0.3681 to 0.1105 $f/10^6$ hrs. because of parts reduction and lower part failure rate prescribed by MIL-HDBK-217C. The same reasons apply to diodes where the failure rate is reduced from 0.0582 to 0.0136. Adding these failure rates to the rates for opto-couplers and capacitors, results in $\leq N_{\rm C} \lambda_{\rm C} T_{\rm G} = 0.6348 \, f/10^6 \, {\rm hrs.}$

Referring to page 3 of Appendix B, the reduction in number of screened resistors results in -

$$(N_N \lambda_R + \xi N_I \lambda_I + \lambda_s) T_F T_E = 0.2478 \text{ f/10}^6 \text{ hrs.}$$

Combining the above failure rates and applying factors

ISEM-2A λ_p = (0.6348 + 0.2478) x 1.16 =

1.0238 f/10⁶ hrs.

ISEM-2A MTBF =
$$\frac{1}{\lambda_p}$$
 = 977,000 hours/failure

By comparison, using the new failure rates for semiconductors which are prescribed by MIL-HDBK-217C, and which were used in the above MTBF calculation, the reliability of the present 10A. DC controller developed under Contract No. N62269-77-C-0413 is calculated to be 740,000 hours per failure.

4.0 CONCLUSIONS

The solid state DC controller which was developed under Contract No. N62269-77-C-0413, can be packaged onto ISEM-2A modules, using the existing technology. However, only one controller per frame is possible and manufacture would be relatively expensive.

With circuit simplification brought about by using power FET devices and by employing LSI technology to compact segments of the control circuit module, populations can be increased four-fold. Using leadless chip carrier fabrication techniques will improve manufacturability and repairability markedly, as well as reducing cost. A conservative thermal analysis was used to rank the various frame designs. A design comprised of alumina substrate soldered to an extruded aluminum frame is the best design choice, due to its adequate thermal performance, coupled with its low weight and cost and ease of manufacturing.

By using advanced packaging concepts and circuit simplifications as described in Section 3, the reliability of a 10A DC controller on an ISEM-2A frame will be increased by a factor of 32% as compared to the present DC controller.

The following populations of the four DC controller ratings can be mounted on ISEM-2A single-sided "L" frames and double-sided "T" frames:

NADC-79094-60


Controll	ler Rating	ISEM-2A "L" Frame	ISEM-2A "T" Frame
10	Amp.	2	
5	Amp.	2	4
2	Amp.	2	4
1/2	Amp.	2	4


All of these configurations of DC power controllers, which meet the electrical requirements of specification NADC-30-TS-7602, dated 27 April 1976, are considered to be within the physical and thermal constraints of modular avionics packaging (MAP) concepts.

APPENDIX A

Data Sheet for High Power MOSFET Type IRF-150, Manufactured by International Rectifier.

INTERNATIONAL RECTIFIER





100 Volt, 0.055 Ohm 111351

The HEXFETTM technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and great device ruggedness.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, freedom from second breakdown, very fast switching, ease of paralleling, and temperature stability of the electrical parameters.


They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits.


FEATURES:

- Fast Switching
- Low Drive Current
- Ease of Paralleling
- No Second Breakdown
- Excellent Temperature Stability

PRODUCT SUMMARY

PART NUMBER	v _{DS}	R _{D(on)}	מו
IRF1E0	100V	0.055Ω	28A
IRF151	60V	0.055Ω	28A
IRF152	100V	0.08Ω	24A
IRF153	60V	0.08Ω	24 A





H-1 Case (Modified TO 204AA(TO3))
Dimensions in Inches and (Millimeters)

IRF150, IRF151, IRF152, IRF153 DEVICES
MOSFET TRANSISTORS — DATA SHEET NO. PD-9.305A
REVISED JUNE 1979

Absolute Madimum Rullegs

NADC-79034-60

	Parameter	185150	IRF151	IRF152	1RF153	Units
v _{DS}	Drive Source Voltage	100	60	100	60	V
^V DGR	Drain – Gate Voltage $\frac{(R = 1)}{1 M\Omega}$	100	60	100	60	V
ن. ا	Continuous Drain Current		28		24	A
¹ DM	Pulsed Drain Current		70	(50	Α
VGS	Gata - Source Voltage			20		V
PD	Mux Power Dissipation		150 (See	Fig. 11)		w
	Linear Derating Factor	1.2 (See Fig. 11)				W/deg C
¹ LM	Inductive Current, Clamped	(See Fig. 1 and 2) $L = 100 \mu H$				Α
			70]	60 ·	
T _J T _{stg}	Operating and Storage Temperature Range		-55 to	150		oC.
	Lead Temperature	30	00 (0.063 in. (1.6mm) from case for 10 se	c)	°C

Electrical Characteristics @ T_C = 25°C (Unless Otherwise Specified)

	Parameter	Type	Min.	Тур.	Max.	Units	Conditions	
BVDSS	Drain – Source Breakdown Voltage	IRF150 IRF152	100			V	V _{GS} = 0	
		IRF151 IRF153	60			٧	I _D = 1.0 mA	
V _{GS(th)}	Gate Threshold Voltage	AĻL	1.		3	٧	V _{DS} = V _{GS} , I _D = 1 mA	
IGSS	Gate - Body Leakage	ALL			100	nΑ	V _{GS} = 20V	
IDSS	Zero Gate	ALL		0.1	1.0	m.A	V _{DS} = Max. Rating, V _{GS} = 0	
	Voltage Drain Current	ALL		0.2	4.0	mΑ	VDS = Max. Rating, VGS = 0, TJ = 125°C	
ID (on)	On-State Drain Current	IRF150 IRF151	28			А	 V _{DS} = 25V, V _{GS} = 10V	
		IRF152 IRF153	24			A	VDS - 23V, VGS - 10V	
R _{DS} (on)	Static Drain-Source On State Resistance	IRF150 IRF151		0.045	0.055	Ω	V _{GS} = 10V, I _D = 14A	
		IRF152 IRF153		0.06	80.0	Ω	VGS = 10V, 1D = 14A	
9fs	Forward Transconductance	ALL	6	10		S (23)	V _{DS} = 25V, I _D = 14A	
Ciss	Input Capacitance	ALL		3000	4000	ρF	V _{GS} = 0, V _{DS} = 25V, f = 1.0 MHz	
Coss	Output Capacitance	ALL		1900	150 0	ρf	(See Fig. 10)	
C _{rss}	Reverse Transfer Capacitance	ALL		350	500	ρF	(Jacob 19, 10)	
^t d (on)	Turn-On Delay Time	ALL		40	60	ns	ID = 14A, E1 = 0.5 BVDSS	
t _r	Rise Time	ALL		150	200	ns	(See Figs. 12 and 13) T_ = 125°C (MOSFET Switching times	
td (off)	Turn-Off Delay Time	ALL		200	300	Ui	are essentially independent of operating	
tę	Fall Time	ALL		150	200	n:	temperature.)	

Thermal Characteristics

					· · · · · · · · · · · · · · · · · · ·
R ₀ JC	Maximum Thermal Resistance Junction-to-Case	ALL	0.83	deg C∕W	




Fig. 1 - Clamped Inductive Test Circuit




Fig. 2 — Clamped Inductive Waveforms

IRF150, IRF151, IRF152, IRF150 Devices, Data Sheet No. PD-0.000 NADC-79094-60




Fig. 3 - Output Characteristics




Fig. 5 — Saturation Characteristics (IRF150, IRF151)




Fig. 7 - Transconductince Vs. Drain Current




Fig. 4 - Transfer Characteristics




Fig. 6 - Saturation Characteristics (IRF152, IRF153)




Fig. 8 - Maximum Safe Operating Area

A-3




Fig. 9 - Normalized On-Resistance Vs. Temperature




Fig. 10 - Capacitance Vs. Drain-to-Source Voltage




Fig. 11 - Power Vs. Temperature Derating




Fig. 12 - Switching Waveforms




Fig. 13 - Switching Time Test Circuit

INTERNATIONAL RECTIFIER



WURLD HEADQUARTERS: 213 KANSAS STREET, EL SEGUNDO, CALIFORNIA 90245, U.S.A. TELEPHONE. (213) 772-2000. TELEX: 66-4464. EUROPEAN HEADQUARTERS: HURST CP-EN. OXTED, SURREY, ENGLAND, TELEPHONE. OX1ED 3215. TELEX. 95219.

International Manufacturing Subsidiaries and Associate Companies

APPENDIX B

RELIABILITY PREDICTION

FOR

POWER CONTROLLER - DC, LOAD SWITCHING
23 JUNE 1978

CONTRACT NO. N62269-77-C-0413

PREPARED FOR:

NAVAL AIR DEVELOPMENT CENTER WARMINSTER, PA. 18974

Prepared by:

RCA
Government Communications Systems
Camden, N. J. 08102

NADC-79094-60 '

FOREWORD.

This Reliability Prediction is submitted as required under Contract Nó2269-77-C-0413. It is identified as Item A003 in the Contract Data Requirements List (DD 1423) and is part of Contract Line Item 0005AA. The content and format of this plan comply with the requirements of Data Item Description DI-R-2117 and Work Statement Paragraph 9.3.

TABLE OF CONTENTS

PARA. NO.		PAGE
1.	Design Basis for Prediction	1
2.	Reliability Model and Prediction Method	1
3.	Design Data Sources	1
4.	Prediction Analysis	1
4.1	Data Base	· 1
4.2	Prediction Model and Calculations	2.
4.3	MTBF Objective	4
TA BLE	LIST OF TABLES	•
	Hybrid Resistor Failure Rate Calculation	5
В	Hybrid Interconnection Failure Rate Calculation	6
C	Active Parts and Capacitors Failure Rate Summary	7
D	Integrated Circuits & Failure Rate Calculation	8
E	Transistor Failure Rate Calculation	9
F	Diode Failure Rate Calculation	10
- G	Optocoupler Failure Rate Calculation	11
н :	Capacitor Chip Failure Rate Calculation	. 12

D.C. Controller Reliability Analysis and MTBF Prediction

This analysis fulfills the requirements of CDRL Sequence No. A003, Reliability Prediction Report. It has been conducted in accordance with Task R2, Reliability Analysis and Prediction, of the D.C. Power Controller Reliability Program Plan, 15 October 1977.

1. Design Basis for Prediction

A third MTBF prediction has been performed for the D.C. Controller; it updates the second MTBF prediction of 23 March 1978. This prediction is based on the D.C. Controller design as of 15 June 1978.

2. Reliability Model and Prediction Method

The D.C. Controller is a microelectronics hybrid device. The new hybrid failure rate prediction model and procedure of Notice 2 to MIL-HDBK-217B, Reliability Prediction of Electronic Equipment, Section 2.1.7, was employed. This prediction method requires identification of individual electronic parts and substrates, and individual electrical stress data for each part. Thermal stress is caused by the hybrid package temperature and part power dissipation.

3. Design Data Sources

The failure rate (F.R.) and MTBF prediction is based on design information updating which has occurred after 10 March 1978. The identification of parts came—from design engineering. Parts stress data were obtained from analysis of the updated circuit schematic drawings, May 1978. Additional data on parts and data on substrates were gotten from the circuit and hybrid designers. Integrated circuit and discreet semiconductor information was obtained from manufacturers' handbooks. The substrate areas were taken from the logic/amplifier and power deck (substrates) drawings included in the second design review data package.

4. Prediction Analysis

4.1 Data Base

The following items summarize the data base for the F.R. prediction:

(1)	. Substrates:	Dimensions in Inches	Quantity of Film Resistors N_
_ /		an anches	R
(a)	Thick film, Power	1.40 x 0.80	16
(b)	Thick film, Logic and Amplifier (2 layers)	1.10 x 1.30	44

(2) Active, Capacitor, and Packaged Parts or Chips:

There are 47 discretes as detailed in the Failure Rate Summary, Table C. The diodes and transistors are JAN or equivalent quality.

(3) Package:

Cold-rolled steel platform base and top hat soldered lid (bright tin plated) with insulated connection pins extending through the base: perimeter 6.0 inches, height 0.75 inches.

(4) Operating Environment:

Airborne, Uninhabited

- (5) Screening Class (Quality Level) for D.C. Controller: Class B (This is the expected screening level for quantity production.)
- (6) Hybrid Package Mounting Base Temperature: 25°C

 This is the near-center temperature between the extremes of the operating range: -54°C to +120°C.
- 4.2 Prediction Model and Calculations (per MIL-HDBK-217B, Notice 2, Section 2.1.7)

The hybrid failure-rate prediction math model is:

$$\lambda_{p} = \left[\Sigma N_{C} \lambda_{C} \pi_{G} + \left(N_{R} \lambda_{R} + \Sigma N_{I} \lambda_{I} + \lambda_{S}\right) \pi_{F} \pi_{E}\right] \pi_{Q} \pi_{D}$$
(failures/10⁶ hr.)

Where:

INC λ_{C} π_{G} is the sum of the adjusted failure rates for the active components and capacitors in the hybrid from **section** 2.1.7.1. N_C is the number of each particular component λc is the component failure rate *G is the die correction factor Table 2.1.7-1 is the number of (N_R) and failure rate contribution (λ_R) of the chip or substrate resistors (section **2.1.7.**2) is the sum of the failure rate contributions of the inter-connections (λ_{T}) from section 2.1.7.3 is the failure rate contribution of the hybrid package. (Table 2.1.7-4) is the Environmental Factor for the film resistors, interconnections and package from Table 2.1.7-5 is the quality factor from Table 2.1.7-6 is the density factor from Table 2.1.7-7 is the circuit function factor = 1.0 for digital hybrids = 1.25 for linear or linear-digital combinations

NADC-79094-60.

Note: References to Table 2.1.7-X and section 2.1.7.Y are from MIL-HDBK-217B. Tables A through H are in this report.

For the D.C. Controller hybrid:

= 1.0 From Table 2.1.7-6 (Procured to MIL-M-38510, Appendix G and MIL-STD-883, Method 5004, Class B)

*D = 1.16 (from Table 2.1.7-7) using the Density calculated as follows:

Density = $\frac{\text{No. of Interconnections}}{\text{A}_{S} + .10}$ where $\text{A}_{S} = \text{sub-strate area (sq. inches)}$

Each of two upper substrates: 1.1. in. x 1.3 in = 1.43 in lower substrate: 0.8. in. x 1.4. in. = 1.12 in Total $A_S = 2 \times 1.43 + 1.12 = 3.98 \text{ in.}^2$

Density = $\frac{166 \text{ interconn's}}{(3.98 + 1.0)} = \frac{166}{4.08} = 40.69$ in in

#F = 1.25 (ea. of the 3 substrate is a linear-digital combination)

 $\pi_E = 3.0$ (from Table 2.1.7-5)

 λ_{S} = pkg. F.R. = .0339 f/10 hrs. (from Table 2.1.7-4) for Seal perimeter = 6.0 inches and T = pkg. temp. = 25°C

For the 10 ampere controller (using Tables A and B):

 $(N_N \lambda_R + E N_I \lambda_I + \lambda_S) \pi_F \pi_E = (.0060 + .0289 + .0339)(1.25)(3.0) = .2580$

For the 10 amp. controller:

 $EN_{C}^{\lambda}{}_{C}^{\pi}{}_{G} = 1.0962 \text{ f/10}^6 \text{ hrs. (from Table C)}$

Using the hybrid model equation and substituting the calculated F.R.'s and π factors:

10 amp. Hytrid $\lambda_p = [1.0962 + 0.2580] \times 1.0 \times 1.16 = 1.5709 \text{ f/10}^6 \text{ hrs.}$

10 amp. Hybrid MTBF = $\frac{1}{\text{Hybrid }\lambda_p} = \frac{1}{1.57 \times 10^{-6} \text{ failures/hour}} = \frac{635,000 \text{ hours/failure}}{1.57 \times 10^{-6} \text{ failures/hour}} = \frac{1}{1.57 \times 10^{-6} \text{ failures/hour}} = \frac{1}{1.5$

For the 5 ampere controller, two RCA 57654 transistors, two 2M6318, and 2 substrate film resistors are not needed so that the corresponding failure rates are substracted from the 10 ampere controller failure rate. The resulting failure rate is 1.4316 failures per 100 hours. This corresponds to an MTDF of 700,000 hours.

For the 2 ampere and 1/2 ampere controllers an additional RCA 67654 transistor, a 2N6318, and a resistor are not needed (compared to the 5 ampere controller). The resulting failure rate is 1.3619 failures per 10° hours. The MTBF is 735,000 hours.

The MTBF's calculated above include the effect on MTBF of the two optocouplers used for trip and fault reporting. Should either of these two devices fail, the controller will still perform its major functions of load on-off switching and tripping open upon overload. If the two optocouplers are removed from the calculations, the following slightly-improved MTBF's result.

10 ampere controller: 640,000 hours 5 ampere controller: 705,000 hours

2 or 1/2 ampere controller: 7%0,000 hours

4.3 MTBF Objective

The MTBF objective is 1.34 x 10⁶ hours per failure. It appears that this objective is too high for the D.C. Controller, operating in the severe airborne uninhabited environment, because it has significant functional capability and complexity, with the consequent hardware complexity. Six IC's, 20 transistors, 9 diodes, 3 optocouplers, 9 capacitors, and 60 resistors are needed to provide the specified functions. Even with the new hybrid prediction method of Notice 2 to MIL-HDBK-217B, and the low stresses seen by the parts, the sum of predicted failure rates of the parts produces an MTBF about two-to-one lower than the MTBF objective.

NADC-79094-60 TABLE A

Hybrid Resistor Failure Rate Calculation Either onlp or substrate R's

(from 2.1.7.2 of MIL-HDBK-217B, Notice 2, 17 Mar. 1978)

 N_R = no. of (chip or) substrate R's = 60

A_R = F.R. of (chip or) substrate R's = .00010 f/10⁶ hr (for T≤50°C) from Table 2.1.7-2 where T is the hybrid pkg. temp.

 $\lambda_{hybrid R's} = N_R \lambda_R = 60 \text{ x .00010 f/10}^6 \text{ hrs} = .0060 f/10}^6 \text{ hrs.}$

Hybrid Interconnection Failure Rate Calculation

TABLE B

	Item Qty.	N _{I/ITEM}	QNI
Ea. IC chip bonding pad	78	ı	78
U7 8 bonding pads U1 14 bonding pads U2 14 bonding pads U3 14 bonding pads U5 14 bonding pads U6 14 bonding pads		•	•
Total 78 bonding pads	• •		
Ea. Transistor	- 20	2	40
Ea. Diode	8	1	8
Ea. Capacitor	9	2	18
Ea. External Lead	20	1	20
Ea. External Diode	1	2	2
No of Interco	nnectio	ns = EN _I =	166
at 25°C package temp			·
$\lambda_{I_1} = \lambda_{I_2} = .000174 \text{ f/}10^6 \text{ hrs.}$	(from T	able 2.1.7	-3)
hence: $\Sigma N_{I}^{1} = 166 \times .000174 \text{ f/10}^{6}$	hrs. =	.0289 f/1	ob hrs.

TABLE C .

Active Parts and Capacitors Failure Rate Summary $(\Sigma N_C \lambda_C \pi_G = \text{sum of adjusted } \lambda' \text{s for active components and capacitors})$

·	λ _T π _G	Reference
6 IC's -	.5212 f/10 ⁶ hrs	. TABLE D
20 Transisors	.3681 "	TABLE E
9 Diodes	.0582 "	TABLE F
3 Optocouplers	.0234 "	TABLE G
9 Capacitors	.1254 "	TABLE H
$\Sigma N_C^{\lambda}C^{\pi}G$	1.0963 "	

TABLE D

INTEGRATED CIRCUITS & FAILURE RATE CALCULATION ($T_A = 25^{\circ}C$)

3 CMOS Digital IC's:

	<u>π</u> Γ _πP	Gates	T _j π _{T2}			™ Q	E
CD4070B CD4001B CD4011B	1.0 1.0 1.0 1.0 1.0 1.0	4 4 4	30°C .155 30°C .155 30°C .155		.0064 .0064 .0064	2 2 2	6 6
CMOS IC:	= 1 x = 2(.0	2 (.00) 0051 +	2 + C ₂ π _E)π _p 33 x .155 + .0384) x 1 5 hrs for e	.0064 x	6) x 1		٠

3 Linear Bipolar IC's:

	*L	πP	XSTRS	Tj	T2	$\mathtt{c_1}$	c ₂	$\pi_{\mathbf{Q}}$	πE
CA 124	$\overline{1.0}$	1.0	52	35°C	. 24	.011	.023	2	6
CA 139									
LM 723	1.0	1.0	16	3.5°C	. 24	.0046	.012	2	6

Linear IC: $\lambda_p = \pi_L \pi_Q (C_1 \pi_{T2} + C_2 \pi_E)$

CA 124:
$$\lambda_p = 1 \times 2(.011 \times .24 + .023 \times 6) = .2813 \text{ f/10}^6 \text{ hrs.}$$

CA 139:
$$\lambda_p = 1 \times 2(.0079 \times .24 + .017 \times 6) = .2078 \text{ f/10}^6 \text{ hrs.}$$

LM 123:
$$\lambda_p = 1 \times 2(.0046 \times .24 + .012 \times 6) = .1462 \text{ f/10}^6 \text{ hrs.}$$

$$\lambda_{\mathbf{T}} \text{ for 6 IC's: } .0778 \text{ f/106 hrs.} \\ .0778 \text{ f/106 hrs.} \\ .0778 \text{ f/106 hrs.} \\ .2813 \text{ f/106 hrs.} \\ .2078 \text{ f/106 hrs.} \\ .2078 \text{ f/106 hrs.} \\ .1462 \text{ f/106 hrs.} \\ .1462 \text{ f/106 hrs.} \\ .8687 \text{ f/106 hrs.} \\ \frac{\mathbf{x} \cdot \mathbf{6}}{.8687} \text{ f/106 hrs.} \\ \frac{\mathbf{x} \cdot \mathbf{6}}{.52122} \text{ f/106 hrs.}$$
Adjusted F.R. = $\pi_{\mathbf{G}}\lambda_{\mathbf{T}} = .52122 \text{ f/106 hrs.}$

TABLE E
Transistor Failure Rate Calculation

T _G = .4	GRP	Pol-	#E ^{#Q} (A _u), π	= 8 g=.2(JANTXV)
Part type (GRP I)		arity S	TA TR TS2	TC P(W) VCEO
RCA 67654(TA8660) 2N6318 MOT 2N6316 MOT 2N5339 MOT 2N3019	4 .006 2 .004 1 .004	6 NPN .1		1.0 175 80 1.0 90 80 1.0 90 80 1.0 6.0 100 1.0 >1to5 80
2N5550 MOT 2N2484 2N3251	.007 2 .004	5 .4 6 NPN .1	30.7 101.51.0 .30 10.7 1.5 .30 101.5 .7 1.5 .30	1.0 1.0 140 1.0 1.2 60 1.0 1.2 40
(4) TA 8660 NAp	$= \frac{N}{4} \times \frac{\lambda_b}{0046} \times \frac{\lambda_b}{\lambda_b}$		#S2 x 8 }	= 6.72 x $\frac{N\lambda_b\pi_A\pi_R\pi_{S2}}{.0111=.07+592}$
(4) 2N6318 (2) 2N6316	2 x .0046 x	.7 x 5.0 x	-30	.0207 60
2N5339 (1) 2N3019, (1) 2N2484		: .7 x 2.0 x : .7 x 1.5 x	ļ	.002313 = 2.2 x .00414=.009103
(1) 2N3019, (1) 2N2484		:1.5 x 1.5 x		
• •	· 1 x .0065 x		.30	.003375 .002048
(3) 2N5550 \(\lambda_{\textbf{T}}\) for 20 XSTRS		203 f/10° h		x .002893

 $\lambda_{T^{\#}G} = .9203 \times .4 = .3681 \text{ f/10}^6 \text{ hrs.} = \text{adjusted F.R.}$

TABLE F

Diode Failure Rate Calculation

-	₹G =	.2				ΓΧV, π _Q = ΞπΑπΩπRπS	·5, ī	25°C Ξ=4J, π _C =1
Part No.	Type Qty	<u>s</u>	Group IV	π _R	#S2	π _Ε π _Q π _C	Rati I(A)	
1N 4148 1N 4148 1N 4002	_	.1	.0009 0.6 .0009 1.0 .0009 0.6		0.7 0.7 0.7	20 20 . 20	.2 .2 1.0	100 100 120

Group V $\lambda_p = \lambda_b (\pi_E \pi_A \pi_Q)$

Part No.	Type Qty.	s —	λ _b 7	T A	$\frac{\pi}{E}$	P(W)
IN 747	Zener 1	.1	.0031 1.	. 0	20	. 4
MZ243B1¢	Zener 1	.1	.0031 1.	. 0	20	
.1N3040B	Zener 2	.1	.0031 1.	. 0	20	1.0

 λ_{T} for 9 Diodes = $\Sigma N_{i}\lambda_{pi}$ = .2908 = 20 x .014542 f/10⁶ hrs.

Adj. F.R. = $\lambda_{T^{\pi}G}(\text{diodes}) = .29084 \times .2 = .058168 = .0582 \text{ f/10}^6 \text{ hrs.}$

TABLE G
Optocoupler Failure Rate Calculation

 $\lambda_{\mathbf{p}} = \lambda_{\mathbf{b}} \pi_{\mathbf{C}} \pi_{\mathbf{E}} \pi_{\mathbf{Q}}$ $\pi_{\mathbf{E}} = 6$, $\pi_{\mathbf{Q}} = 1$ $\pi_{\mathbf{G}} = 1.0$ (packaged in metal cans)

Part No.	Qty(N)	S	λ _b	π _C	$\pi_{E^{\pi}Q}$	$\frac{N\lambda_{D} = N\lambda_{D}\pi_{C}\pi_{E}\pi_{Q}}{}$
OPI 1991(OPI 140)	2	.1	.0006	1.5	6	0.0108 f/10 ⁶ hrs.
OPI 1991(OPI 140)	1	. 3	.0014	1.5	. 6	0.0126 f/10 ⁶ hrs.
Adjusted F.R.	= π _G λ _T =	ΣΝ, λ,	· =			0.0234 f/10 ⁶ hrs.

TABLE H

Capacitor Chip Failure Rate Calculation

 $T_A = 25^{\circ}C, T_G = 0.8$

'H-1 Ceramic 125°C Rating $\lambda_p = \lambda_b(\pi_E \pi_Q)$ $\pi_E=10$, $\pi_Q=1$ (MIL-C-39014, level M) λ_b on Table 2.6.4-4 (125°C Rating)

	· Part Type	Rated Voltage				^π E ^π Q •
CKR06	100,000pf	100	2	.1	.0019	10
CKR05	10,000pf	100	2	.1	.0019	$ \begin{array}{c} 10 \\ 10 \\ 10 \\ 10 \end{array} $ $ \begin{array}{c} N\lambda_{\mathbf{p}} = N\lambda_{\mathbf{b}}\pi_{\mathbf{E}}\pi_{\mathbf{Q}} \\ N\lambda_{\mathbf{p}} = 8 \times .0190 = .1520 \\ \mathbf{f}/10^{\circ} \text{ hrs.} \end{array} $
CKR05	1,000pf	200	. 4	.1	.0019	10) f/10° hrs.

H-2 Tantalum CSR $\lambda_{\rm p} = \lambda_{\rm b} \pi_{\rm E} \pi_{\rm SR} \pi_{\rm Q}$ failures/10⁶ hrs. MIL-C-39003/1
1.0 μ f, 50 Vdc $\lambda_{\rm p} = .0046$ x 15 x .07 x 1.0 f/10⁶ hrs. $\chi_{\rm p} = .00483$ f/10⁶ hrs. Taltors: $\chi_{\rm p} = .00483$ f/10⁶ hrs. Taltors: $\chi_{\rm p} = .00483$ f/10⁶ hrs. Taltors: $\chi_{\rm p} = .00483$ f/10⁶ hrs.

 $\lambda_{\rm T}$ = $\Sigma N_{\rm i} \lambda_{\rm pi}$ = .1520 + .00483 = .1568 f/10⁶ hrs. Adjusted F.R. = $\pi_{\rm G} \lambda_{\rm T}$ = 0.8 x .1568 = .12544 f/10⁶ hrs.